Speck TM Dev Kit Datasheet Aug 2023 The information contained herein is for informational purposes only, and is subject to change without notice.

#### Intellectual Property Rights

SynSense owns the copyrights, trademarks and other intellectual property rights and interests in this document. The fact that SynSense provides this document to you does not affect the rights and interests of SynSense as described above.

Brand and product names are trademarks or registered trademarks of their respective owners. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document.

#### **No Warranty**

While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and SynSense is under no obligation to update or otherwise correct this information. SynSense makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of SynSense hardware, software or other products described herein.

#### Disclaimer

To the extent permitted by applicable law, SenSense shall not be liable for any direct, indirect, incidental, special, incidental or other damages, costs, liabilities or claims of any kind arising out of or in connection with the use of this document, with respect to the operation or use of SynSense hardware, software or other products described herein.

#### **Applicable Terms and Conditions for Products**

Terms and limitations applicable to the purchase or use of SynSense's products are as set forth in a signed agreement between you and SynSense or in SynSense's Standard Terms and Conditions.



© 2017-2023 SynSense - All rights reserved



# Content

1. Introduction1
1.1. Speck™ Chip 1
1.2. Speck™ Development Kit
2. Speck <sup>™</sup>
2.1. Block Diagram2
2.2. Key Features
2.3. Event Pre-processing Layer
2.4. DYNAP™CNN Computational Layers
2.5. Readout Layer3
3. Speck <sup>™</sup> Development Kit
3.1. Mechanical Specification4
3.2. Development Data Sheet7
3.2.1 Preliminary Software8
3.2.2 Samna Configuration8
3.2.3 Event Pre-processing Layer10
3.2.3.1. On/Off/Both/Merge Switching10
3.2.3.2. Pooling 11
3.2.3.3. ROI selection 11
3.2.3.4. Mirror Operation12
3.2.3.5. DVS Event Filter13
3.2.3.5.1. DVS Filter(Noise Filter)
3.2.3.5.2. Low Pass(Flicker Filter)14
3.2.3.5.3. DVS filter + Hot Pixel Filter
3.2.3.5.4. Explanation of filter mode conflicts and slow-clock 15
3.2.3.6. Fan-out15
3.2.3.7. Monitoring16
3.2.3.8. Disable the Event Pre-processing Layer
3.2.4 DYNAPCNN Layers17
3.2.4.1. Memory Capacity and Resolution of DYNAPCNN Layers18
3.2.4.2. Congestion Balancer in DYNAPCNN Layers
3.2.4.3. Spike Decimator
3.2.4.4. Convolution and Spiking Neuron Operation
3.2.4.5. Network Embedding23
3.2.4.6. Neuron Dynamics24

sales@synsense.ai I fae@synsense.ai

3.2.4.6.1. Neuron Initial State	24
3.2.4.6.2. Membrane Reset Mechanism	24
3.2.4.6.3. Upper/Lower Firing Threshold	25
3.2.4.7. Leak/Bias Operation	25
3.2.4.8. Fan-out	26
3.2.4.9. Monitoring	26
3.2.5 Readout Layer (Post Processing)	27
3.2.5.1. INTERRUPT Pins	27
3.2.5.2. Readout Pins	27
3.2.5.3. Readout Pin Monitoring	28
3.2.5.4. Readout Time Window	29
3.2.5.5. Data Output Modes	29
3.2.6 Slow Clock	30
3.2.6.1. Clock Speed	30
3.2.6.2. Usage	30
3.2.6.3. Generation	31
3.2.6.3.1. Generate by dividing the internal DVS raw event ra	te 31
3.2.6.3.2. Provide by external clock source	31
3.2.6.4. On Board Power Monitoring	
	32
3.2.6.4. On Board Power Monitoring	32 33
3.2.6.4. On Board Power Monitoring 3.3. Connecting External DVS Resource	32 33 34
3.2.6.4. On Board Power Monitoring 3.3. Connecting External DVS Resource 4. Software Tool Chain	32 33 34 34
3.2.6.4. On Board Power Monitoring 3.3. Connecting External DVS Resource 4. Software Tool Chain 4.1. Tonic	32 33 34 34 34
<ul> <li>3.2.6.4. On Board Power Monitoring</li></ul>	32 33 34 34 34 34
<ul> <li>3.2.6.4. On Board Power Monitoring</li> <li>3.3. Connecting External DVS Resource</li> <li>4. Software Tool Chain</li> <li>4.1. Tonic</li> <li>4.2. Sinabs</li> <li>4.3. Samna</li> </ul>	32 33 34 34 34 34 37
3.2.6.4. On Board Power Monitoring	32 33 34 34 34 34 37 37
3.2.6.4. On Board Power Monitoring	32 33 34 34 34 34 37 37 38
3.2.6.4. On Board Power Monitoring 3.3. Connecting External DVS Resource	32 33 34 34 34 34 37 37 38 41
<ul> <li>3.2.6.4. On Board Power Monitoring</li></ul>	32 33 34 34 34 34 37 37 38 41 41
<ul> <li>3.2.6.4. On Board Power Monitoring</li></ul>	32 33 34 34 34 34 37 37 38 41 41
<ul> <li>3.2.6.4. On Board Power Monitoring</li> <li>3.3. Connecting External DVS Resource</li> <li>4. Software Tool Chain</li> <li>4.1. Tonic</li> <li>4.2. Sinabs</li> <li>4.3. Samna</li> <li>4.4. DVS tools</li> <li>4.4.1 DVS Recorder</li> <li>4.4.2 DVS Labeling Tool</li> </ul> 5. Getting Start Guide <ul> <li>5.1. Installation</li> <li>5.2. Visualize DVS Input</li> </ul>	32 33 34 34 34 34 37 37 38 41 41 41
3.2.6.4. On Board Power Monitoring 3.3. Connecting External DVS Resource 4. Software Tool Chain 4.1. Tonic 4.2. Sinabs 4.3. Samna 4.4. DVS tools 4.4.1 DVS Recorder 4.4.2 DVS Labeling Tool 5. Getting Start Guide 5.1. Installation 5.2. Visualize DVS Input 5.3. Training N-MNIST Dataset and Deploy to Dev-Kit	32 33 34 34 34 34 37 37 37 37 37 41 41 41 41
<ul> <li>3.2.6.4. On Board Power Monitoring</li></ul>	32 33 34 34 34 34 37 37 37 37 37 41 41 41 41 41
<ul> <li>3.2.6.4. On Board Power Monitoring</li></ul>	32 33 34 34 34 34 37 37 37 37 37 41 41 41 41 41 41

www.synsense.ai



5.9. Using Readout Layer	42
5.10. Constraints - Available Network Architecture	42
5.11. Constraints - Available Operations	42
5.12. Chip Output Monitoring	42
6. Technical Support	43
7. Change log	44

sales@synsense.ai l fae@synsense.ai



# **List of Figures**

Figure 1 : Speck™ Development Kit1
Figure 2 : Top Level Chip Diagram2
Figure 3 : Speck™ Development Kit Front View4
Figure 4 : Speck <sup>™</sup> Development Kit Back View5
Figure 5 : Explanation of Samna Configuration7
Figure 6 : Computation Pipeline of Event Pre-processing Layer
Figure 7 : Indication of ROI Selection Example 12
Figure 8 : DYNAP <sup>™</sup> CNN layer Data Flow Pipeline17
Figure 9 : Explanation of Asynchronous Convolution and Spiking Activation
Operations23
Figure 10 : Diagram of Available Network Structure
Figure 11 : Diagram Illustration of Connecting External DVS
Figure 12 : Software Tool Chain for Speck <sup>™</sup> 36
Figure 13 : Set path for DVS recorder37
Figure 14 : DVS tool record and settings
Figure 15 : DVS tool open bin file38
Figure 16 : DVS tool slicing setting
Figure 17 : DVS tool visualization
Figure 18 : DVS tool add label 40
Figure 19 : DVS tool visualize the labeled data40





# **List of Tables**

Table 1 : DYNAP <sup>™</sup> CNN Memory Distribution	18
Table 2 : DVS Event Filter Block Memory Capacity	18
Table 3 : Available Parameter Resolution	19
Table 4 : Spike Decimator Settings	22
Table 5 : Readout Pin Mode Settings	28
Table 6 : Readout Mode Selection Settings	29
Table 7 : Power Trace of Speck <sup>™</sup>	32

sales@synsense.ai I fae@synsense.ai

## 1. Introduction

## 1.1. Speck<sup>™</sup> Chip

Speck<sup>™</sup> is a "sensor-compute integrated" neuromorphic intelligent dynamic vision System on Chip(SoC), integrating an asynchronous neuromorphic dynamic vision processor (DYNAP<sup>™</sup>CNN) and a Dynamic Vision Sensor (DVS), also known as an Event Camera. It features a large-scale Spiking Convolutional Neural Network (sCNN) chip architecture based on an asynchronous logic paradigm, configurable with up to 320K spiking neurons.

Speck<sup>™</sup> is designed for always-on IoT devices and applications such as, human behavior recognition, gesture recognition, facial detection, and surveillance, with ultra-low power consumption and ultra-low latency.

## 1.2. Speck<sup>™</sup> Development Kit

As is shown in **Figure 1**, Speck<sup>™</sup> Development Kit(Dev Kit) is powered by the Speck<sup>™</sup> chip, which provides a computational platform for user to interact with Speck<sup>™</sup> via a host machine and software **Samna**. With the CQFP80 packaged Speck<sup>™</sup> chip, user can mount lens based on expected vision field (the dev kit comes with 1.7mm and 3.6mm M12-Mount lens). With the vision module packaging, it comes with a built-in 1.98mm lens.




Figure 1: Speck<sup>™</sup> Development Kit; Left: CQFP Packaging; Right: Camera Module Packaging

1

www.synsense.ai

## 2. Speck<sup>™</sup>

## 2.1. Block Diagram

**Figure 2** illustrates the top level block diagram of the Speck<sup>™</sup>. Between these blocks, only Address Event Representation(AER) communication protocol is used for data transmission. The internal DVS provides the sensory data inputs to event pre-processing and filter function block. The output interface, input interface and main computing resource(DYNAP<sup>™</sup>CNN cores) are sharing a same event router.




Figure 2: Top Level Chip Diagram

## 2.2. Key Features

- •1 Built-in DVS event pre-processing layer
- 9 DYNAP<sup>TM</sup>CNN computational layers
- •1 Readout layer
- •128x128 DVS pixel array, dynamic range not less than 80 dB (20-200k lux)

**Note**: When DVS is used between 20lux to 50lux, there is a slight decrease pf the sensitivity of the optical sensor array.

## 2.3. Event Pre-processing Layer

- Noise filtering
- DVS polarity adjustment
- ROI selection
- Mirroring in both X/Y
- Rotate in 90-degree steps

## 2.4. DYNAP<sup>™</sup>CNN Computational Layers

- Up to 9 DYNAP<sup>™</sup>CNN layers
- Max input dimension 128\*128
- Max feature output size 64\*64
- Max feature number 1024
- Weight resolution 8 bits
- •Neuron state resolution 16 bits
- Max kernel size 16\*16
- Stride {1,2,4,8} independent in X/Y
- Padding [0..7] independent in X/Y
- Pooling 1: 1, 1:2, 1:4
- Fan-out of 2
- Linear Leak operation on each layer
- Spike count decimator on each layer
- Spike congestion balancer on each layer
- Parallel computing on layer 0 and layer 1, enabling larger throughput, can be used as input layers

## 2.5. Readout Layer

- •15 classes and 1 idle class
- Configurable moving average between [1, 16, 32] time steps
- •4 readout modes: inactive/threshold/max spiking class/specific class
- •4 readout pins and 1 interrupt pin

Syn Sense

## 3. Speck<sup>™</sup> Development Kit

## 3.1. Mechanical Specification





Figure 3: Speck<sup>™</sup> Development Kit Front View









# Syn Sense

- 1. Speck<sup>™</sup> SoC
- 2. High Precision Power Monitor
- 3. FPGA JTAG (RSV)
- 4. Flash
- 5. USB 3.0 Micro-B Port / Connector
- 6. System Reset Button
- 7. USB 3.0 Controller CFG Switch (RSV)
- 8. System Power LED
- 9. FPGA Configuration Done Indicator
- 10. USB 3.0 Controller State Indicator
- 11. Debug State Indicator
- 12. SoC Power Traces State Indicator
- 13.FPGA
- 14. USB 3.0 Controller

## 3.2. Development Data Sheet




Figure 5: Explanation of Samna Configuration

This chapter illustrates the detailed function block of Speck<sup>™</sup> and how these can be configured with the development kit and host machine software **samna** (see section **4.3** for more details).

The chip is typically configured using a bitstream that represents the configuration of individual registers. For high-level interaction with the chip, samna provides all essential APIs, eliminating the need for users to be concerned about low-level register addresses and bitstream generation.

As is shown in **Figure 5**. The samna configuration profile contains the model layer config(SCNN architecture and parameters) and the chip config.

For the model layer config, we provide an efficient software tool **sinabs-dynapcnn**(section **4.2**) that supports converting a sinabs/pytorch model to chip compatible model. This stage usually contains the translation of pre-trained network to chip resources mapping and the quantization of network parameters.

Regarding the chip configuration, it is typically intended for advanced users who wish to implement their customized chip settings. This involves manually modifying neuron dynamics, connectivity between DYNAP<sup>™</sup>CNN layers, event-preprocessing layers, and



readout layers.

## 3.2.1 Preliminary Software

The Speck<sup>™</sup> Dev Kits build essential resources to support the user interact with Speck<sup>™</sup>. The samna configuration is a wrapped object with Python APIs that stands for Speck<sup>™</sup> chip configuration. sinabs plug-in sinabs-dynapcnn provides a one line conversion from sinabs/pytorch neural network to samna config. With the samna configuration, user can use the built-in Python signature API to customize the chip setting.

For more information about samna configuration and APIs visit: <u>https://synsense-sys-int.gitlab.io/samna/reference/speck2f/configuration/index.html</u>

To start with: OS: currently available for Linux with libc >= 2.17 and MacOS >= 10.15. Python: Python 3.6-3.11 on Linux and 3.6-3.10 on MacOS.

```
pip install sinabs
pip install sinabs-dynapcnn==1.0.13
pip install samna==0.33
```

Depends on system built-in package in the terminal:

#### Ubuntu:

apt install mesa-common-dev libxrandr-dev libxinerama-dev libxcursor-dev libxi-dev libglu1-mesa-dev li bxcb-dri2-0-dev libxcb-dri3-dev libxcb-present-dev libxcb-sync-dev libx11-xcb-dev libxcb-glx0-dev

#### CentOS:

yum install libXrandr libXi libXinerama libXcursor libGL mesa-libGL-devel mesa-libGLU

For a complete samna installation related tutorial please visit: https://synsense-sys-int.gitlab.io/samna/install.html

## 3.2.2 Samna Configuration

With a pre-trained neural network, the samna configuration can be generated via **sinabs-dynapcnn** software as:

dynapcnn\_netowrk = DynapcnnNetwork(snn=snn, discretize=True, dvs\_input=True, input\_shape=(1, 128, 12
8))

samna\_cfg = dynapcnn\_netowrk.make\_config(device="speck2fmodule")

Note: The device name str can be different depends on the devkit. The example shows the speck2f dev-kit with module packaging

Once this configuration object is generated, it contains the network architecture profile and parameter from the snn. The configuration also contains all the chip settings that allows user to manually define their implementation. The main structure of this configuration file is shown as follow:

samna_config	
-cnn_layers # stands for DYNAPCNN layers	
-0	
-biases	
-destinations	
-dimensions	
-input_congestion_banlancer_enable	
-leak_enable	
-leak_internal_slock_clk_enable	
-monitor_enable	
-neurons_initial_value	
-output_decimator_enable	
-output_decimator_interval	
-return_to_zero	
-threshold_high	
-threshold_low	
-weights	
-1	
up to 8	
-dvs_filter # exsist in event-preprocessing layer	
-enable	
-filter_size	
-hot_pixel_filter_enable	
-internal_slow_clk	
-low_pass_mode_enable	
-threshold	
<pre>-dvs_layer # exsist in event-preprocessing layer</pre>	
-cut	
-destination	
-merge	
-mirror	
-mirror_diagonal	

-monitor_enable
-off_channel
-on_channel
–origin
-pass_sensor_events
-pooling
-raw_monitor_enable
-readout
-enable
-internal_slow_clk
-low_pass_filter32_not16
-low_pass_filter_disable
-monitor_enable
-output_mode_sel
-output_neuron_num
-override_threshold_max
-readout_configuration_sel
-readout_pin_monitor_enable
-threshold

## 3.2.3 Event Pre-processing Layer

The general event pre-processing pipeline is shown as **Figure 6**, the function block on the board is executed exact in this sequence order.



Figure 6: Computation Pipeline of Event Pre-processing Layer

For the hands-on tutorial of how to use the layer, please refer to section 5.5.

#### 3.2.3.1. On/Off/Both/Merge Switching

The events generated by DVS is featured with two polarity on/off, which indicates the actual light intensity change from low-high and high-low respectively. The two channel can be configured flexibly as:

Merge two polarities as one channel(Sum):

```
samna_config.dvs_layer.merge = True
```

www.synsense.ai



#### Keep only one channel:

# keep only on channel
samna\_config.dvs\_layer.off\_channel = False
samna\_config.dvs\_layer.on\_channel = True

# keep only off channel
samna\_config.dvs\_layer.off\_channel = True
samna\_config.dvs\_layer.on\_channel = False

#### 3.2.3.2. Pooling

The pooling in event pre-processing layer is simply implemented by mapping mechanism between source neurons and target neuron. This is done by integrating the events from Region of Interest(ROI) to destination. In pre-processing layer, pooling supports the kernel size of [1, 2, 4] for both X and Y axis, the stride is default to set the **same** with the kernel size.

Example of configure a 2x2 stride of 2 pooling on pre-processing layer:

samna\_config.dvs\_layer.pooling.x = 2
samna\_config.dvs\_layer.pooling.y = 2

#### 3.2.3.3. ROI selection

The ROI selection is designed for user to freely use the resolution of internal DVS. The function can be used to select a rectangle region with defined top-left and bottom-right corner coordinate. The result ROI will be automatically shift to top-left start from (0, 0). In software, it is set the object *origin* stands for top-left corner and *cut* stands for bottom-right corner. An example as shown in **Figure 7** for select the center input of 64x64 region is:



www.synsense.ai






Figure 7: Indication of ROI Selection Example

samna\_config.dvs\_layer.origin.x = 32
samna\_config.dvs\_layer.origin.y = 32
samna\_config.dvs\_layer.cut.x = 96
samna\_config.dvs\_layer.cut.y = 96

#### 3.2.3.4. Mirror Operation

The mirror enables the user apply flip based on pixel coordinates. This including flip horizontally(along y axis), vertically(along x axis) as well as swapping the axis between x and y.

By using samna:

```
# Horizontal Flipping
samna_config.dvs_layer.mirror.x = True
```

# Vertical Flipping

sales@synsense.ai l fae@synsense.ai

12



samna\_config.dvs\_layer.mirror.y = True

# Swap X and Y axis samna\_config.dvs\_layer.mirror\_diagonal = True

#### 3.2.3.5. DVS Event Filter

The built-in filter supports 3 types of the filtering operation allows the user to flexibly configure the denoising requirements based on DVS input.

These are:

- DVS Filter(shot noise filter)
- Low Pass(flicker noise filter)
- Hot Pixel Filter + DVS filter

#### 3.2.3.5.1. DVS Filter(Noise Filter)

The DVS filter block included in the pre-processing layer in order to <u>filter the neighboring</u> <u>sparse noisy activity</u>. In general, an event at a position (x,y) is forwarded by the filter when at least one pixel in the vicinity of (x,y) has spiked in a defined time window before this event.

Whenever a pixel event arrives at the filter, the filter stores its timestamp and coordinate in a memory space. Then when a new pixel event arrives, the filter checks the pre-defined area in a number of clock-cycles. The actual timestamp are recorded using a counter and each count is triggered by the slow-clock(3.2.6) source(for more information please check the slow-clock section).

The filter can be configured in follow aspects:

To enable the filter:

samna\_config.dvs\_filter.enable = True

#### a. Filter Window Size

The window size defines the area of the neighboring in the spatial domain. The filter size can go from 1x1 to 15x15.

# setting a 3x3 filter that checking its surroundings samna\_config.dvs\_filter.filter\_size.x = 3 samna\_config.dvs\_filter.filter\_size.y = 3

sales@synsense.ai I fae@synsense.ai



#### b. Filter Delta/Threshold

The Delta threshold of filter is used to compare the current counter value with the value of pixels neighboring the current activated pixel. If any of the neighboring pixels has a value difference less than the Delta value, the filter will let current spike pass through, other wise the current event is blocked.

# setting the Delta threshold to 2
samna\_config.dvs\_filter.enable = True
samna\_config.dvs\_filter.threshold = 2

#### 3.2.3.5.2.Low Pass(Flicker Filter)

In this mode, the filter works as a low-pass filter. This mode can be potentially used to filter out 50/60Hz light flicking noise produced by some lights such as fluorescent or LEDs.

Low-pass filter is used to filter the events which the time interval below a certain threshold, solving the flickering problems. If there is another event in a certain period (which depends on slow clock rate and threshold), the event would be regarded as noise and be filtered. The usage of this filter is also highly depends on the setting of slow-clk. e.g. slow-clock rate is 1000Hz(1ms) and threshold is 25, so the period is 1x25 =25 ms, which means if the time interval of two events in same pixel is lower than 25 ms, the event would be filtered. So in flickering environment, those high-frequency flickering noise would be filter after enabling low-pass filter mode.

To enable the filter:

samna\_config.dvs\_filter.enable = True samna\_config.dvs\_filter.hot\_pixel\_filter\_enable = False samna\_config.dvs\_filter.low\_pass\_mode\_enable = True

Then the filter size should be set to 0 and set the threshold

samna\_config.dvs\_filter.filter\_size.x=0
samna\_config.dvs\_filter.filter\_size.y=0
samna\_config.dvs\_filter.threshold = 25

#### 3.2.3.5.3. DVS filter + Hot Pixel Filter

The hot pixel filter is used to filter the expected high frequency signal that typically



caused by the manufacture mismatch of DVS circuitry. The hot pixel usually is fixed to a location and has a firing rate of 50-1000Hz. The threshold is also highly depends on the setting of external slow-clk(section **3.2.6**).

To use the Hot Pixel Filter

samna\_config.dvs\_filter.enable = True
samna.config.dvs\_filter.hot\_pixel\_filter\_enable = True
samna.config.dvs\_filter.threshold = 5 # setting up the threshold

#### 3.2.3.5.4. Explanation of filter mode conflicts and slow-clock

Due the restriction of hardware resources, The filter mentioned in 3.2.4.5.1-3 can not be fully implemented at the same time. The user should only configure the filter operation in one of the mode:

- Low Pass Mode
- DVS Filter model
- DVS Filter + Hot Pixel Filter Mode

Since the filter performance is highly depended on the timing reference, the setting of the external/internal slow-clock is crucial for the correct usage of these filtering techniques. The development kit with samna provides an efficient way for user to set up the slow clock, for further information, please check section **3.2.6**.

#### 3.2.3.6. Fan-out

The event pre-processing layer can maximally have fan out of two. This stands that the output event from the layer can be copied and forward to 2 different destination. By default, the fan-out of pre-processing layer is set to be fed into the first layer of designed neural network.

To set multiple destination of the layer:

```
# setting the output to DYNAPCNN core 4
samna_config.dvs_layer.destinations[0] = 4
# setting a copy of output to DYNAPCNN core 5
samna_config.dvs_layer.destinations[0] = 5
```

#### 3.2.3.7. Monitoring

The monitor in event pre-processing layer enables the user to receive all the events that arrives here. When enabled, output messages of the DVS pre-processing block are forwarded on the monitor bus to the output serial interface. This is typically opened when user tends to output DVS events. To use it, simply turns the monitor on by:

samna\_config.dvs\_layer.monitor\_enable = True

#### 3.2.3.8. Disable the Event Pre-processing Layer

If disabled, the internal sensor events are dropped, i.e., not forwarded to the DVS pre-processing block. This is typically used when sensor data is provided by an external source (Ext DVS Mode) or feeding customized data from host machine.

# Disable the event from internal dvs and event-preprocessing layer samna\_config.dvs\_layer.pass\_sensor\_event = False



### 3.2.4 DYNAPCNN Layers

The main computational resources of Speck<sup>™</sup> are 9 configurable SCNN layers called DYNAPCNN layers or cores. As is shown in **Figure 8**, each of these layers can implement a sequence computation that **equivalent to [convolution->spiking neuron->pooling] structure**. (Note all the term "layer" in the doc refer to a single **DYNAPCNN layer/core**). Individual core can be connected to form a user defined network of any size up to the maximum available resources. Layer memory sizes are balanced to provide a flexible balance of resources, with larger or smaller layers. The data flow between core and core are purely based on Address Event Representation(AER) protocol, where only event signals are used in communication between layers.




Figure 8: DYNAP<sup>™</sup>CNN layer Data Flow Pipeline



#### 3.2.4.1. Memory Capacity and Resolution of DYNAPCNN Layers

The Speck<sup>™</sup> is divided into 9 cores, each of which executes a single DYNAPCNN<sup>™</sup> layer(core). The memory capacities of the cores are different, and restrict the implementation of larger layers to specific cores.

Core.	Kernel memory (WORD)	Leak memory (WORD)	Neuron memory (WORD)
0	16 Ki	1 Ki	64 Ki
1	16 Ki	1 Ki	64 Ki
2	16 Ki	1 Ki	64 Ki
3	32 Ki	1 Ki	32 Ki
4	32 Ki	1 Ki	32 Ki
5	64 Ki	1 Ki	16 Ki
6	64 Ki	1 Ki	16 Ki
7	16 Ki	1 Ki	16 Ki
8	16 Ki	1 Ki	16 Ki

#### Table 1: DYNAP<sup>TM</sup>CNN Memory Distribution

#### Table 2: DVS Event Filter Block Memory Capacity

SRAM	Filter memory (WORD)
DVS Event Filter	16 Ki



Table 3: Available Parameter Resolution

	Memory Type	Word Length
1	Kernel	8 bits
2	Neuron	16 bits
3	Leak	16 bits
4	Filter	16 bits

Let a network be defined by the number of input features c, the number of output features f, and the kernel dimensions  $k_x$  and  $k_y$ . The theoretical number of WORDs required for kernel memory  $K_M$  is then

$$K_M = cf k_x k_y$$

The total number of memory WORDs required is

$$K_{MT} = c \cdot 2^{\lceil \log_2(k \times k_y) \rceil + \lceil \log_2(f) \rceil}$$

The required number of neuron memory WORDs NM depends on the dimensions of the input features  $c_x$  and  $c_y$ , as well as the stride and padding  $s_x$ ,  $s_y$ , and  $p_x$ ,  $p_y$ .

$$f_x = \frac{c_x - k_x + 2p_x}{S_x} + 1$$
$$f_y = \frac{c_y - k_y + 2p_y}{S_y} + 1$$
$$N_M = f_{f_x} f_y$$

Again the total number of required WORDs on the chip side is larger.

$$N_{MT} = f \cdot 2 \int \log_2 (f_y) \int f(y) dy + \int \log_2 (f_x) dy$$

www.synsense.ai

sales@synsense.ai l fae@synsense.ai

www.synsense.ai

Syn Sense

Taking an example of convolutional layer

conv\_layer = nn.Conv2d(in\_channels=16, out\_channels=32, kernel\_size=(3,3), stride=(1,1), padding=(1,1))

Assuming the input dimension of 64x64, the output feature map size can be obtained as:

$$f_x = \frac{64 - 3 + 2 * 1}{1} + 1 = 64$$
$$f_y = \frac{64 - 3 + 2 * 1}{1} + 1 = 64$$

The actual kernel memory entries is calculated thus:

 $K_{MT} = 16 * 32 * 4 * 4 = 8Ki$ 

The actual neuron memory entries is then:

$$N_{MT} = 64 * 64 * 32 = 128 Ki$$

Where 128Ki neuron exceeds any available neuron memory constrains among 9 layers, thus this layer **\*\*CANNOT**\*\* be deployed on the chip.

In addition to the neuron memory and kernel memory constraints, the hardware design limits few of dimensions in terms of convolutional layer settings as listed out in section **2.2**:

• For output channel number/feature number of the convolutional layer, <u>maximally</u> <u>can be set to 1024.</u>

```
# up to 1024
```

conv\_layer = nn.Conv2d(in\_channels=16, out\_channels=1024, kernel\_size=(3,3), stride=(1,1), padding=(1,1))

For convolutional kernel size, <u>maximally can be set to 16x16</u>

```
# up to 16x16
```

conv\_layer = nn.Conv2d(in\_channels=16, out\_channels=32, kernel\_size=(16,16), stride=(1,1), padding=(1,1))

For convolutional kernel stride, the available choice are {1,2,4,8}

```
# up to 8x8
```

conv\_layer = nn.Conv2d(in\_channels=16, out\_channels=32, kernel\_size=(16,16), stride=(1,1), padding=(1,1))

For padding size, <u>available choice are {0,1,2...7}</u>
 # up to 7x7
 conv\_layer = nn.Conv2d(in\_channels=16, out\_channels=32, kernel\_size=(16,16), stride=(1,1), padding=(1,1))

For pooling kernel size, available choice are {1x1, 2x2, 4x4}

```
# up to 4x4
conv_layer = nn.AvgPool2d(kernel_size=(4,4))
```

• For output feature map size after convolution, maximally accepts 64x64.

#### 3.2.4.2. Congestion Balancer in DYNAPCNN Layers

In Speck<sup>™</sup>, DYNAPCNN layer has a congestion balancer block at its data path input. This is designed for reducing event bandwidth as user needed.

The congestion balancer enables dropping of input spikes at any time when the convolutional core of the layer is busy processing previous event. Specifically, if a train of spikes are sent to the layer, a number of them will be accepted (via some buffering) and the convolution computation starts. If, for example, the kernel is very large and a new spike arrives while the layer input is busy, this new spike will be dropped. As soon as the layer is again available, a coming spike will be processed.

This block is then able to adapt the spike input frequency to the convolution by capping it to the maximum that the layer can process. When disabled, the block will let all spikes through. This feature is controlled by the input\_congestion\_balancer\_enable.

#### Example:

# Open congestion balancer for DYNAPCNN layer 0 and layer 1 samna\_config.cnn\_layers[0].input\_congestion\_balancer\_enable = True samna\_config.cnn\_layers[1].input\_congestion\_balancer\_enable = True

#### 3.2.4.3. Spike Decimator

For each DYNAPCNN layer, it is equipped with a decimator block at its **data path output**. The decimator block enables the user to reduce the spike rate at the output of a convolutional layer. When disabled, the block will let all spikes through as normal. This feature is controlled by the output\_decimator\_enable with configurable choice from 2 to 512.



Decimator_interval	Description
0	1 spike passed every 2
1	1 spike passed every 4
2	1 spike passed every 8
3	1 spike passed every 16
4	1 spike passed every 32
5	1 spike passed every 128
6	1 spike passed every 256
7	1 spike passed every 512

#### Example:

# enable the decimator for DYNAPCNN core 3 and set 50% drop of its output events samna\_config.cnn\_layers[3].output\_decimator\_enable = True samna\_config.cnn\_layers[3].output\_decimator\_interval = 0

#### 3.2.4.4. Convolution and Spiking Neuron Operation

In each DYNAP<sup>™</sup>CNN layer, whenever a spike arrives, it follows a async convolution, spiking neuron activation and pooling operation. As is shown in Figure 9, Speck<sup>™</sup> is highly optimized with event-driven processing, the event-driven convolution does not operate on a frame basis but only happens when an event arrives at the convolution pipeline. When a spike with address information reaches an SNN core, the kernel value and destination neuron position are obtained by searching the address. Then, the neuron states are updated asynchronously based on the synaptic operation. Asynchronous convolution is not affected by the arrival of other input events or cores, so it can be efficiently distributed in parallel for multiple events at different spatial positions. If pooling is applied to the pipeline, it happens after the spiking neuron activation and implement the same as described in 3.2.3.2 which maps the destination to a same neuron.



For each channel in a layer, it shares a single 16bit int value for biases/leak(check section 3.2.4.7 for further detail). For each layer, it shares a single 16bit int value for threshold\_high and threshold low for all neurons. For more restrictions of convolutional layer and spiking layer setting, check section 2.4 and section 3.2.4.1.




Figure 9: Explanation of Asynchronous Convolution and Spiking Activation Operations

#### 3.2.4.5. Network Embedding

Typically, with a pre-defined sequential SCNN network structure, it is suggested to implement the conversion via the built-in API from **sinabs-dynapcnn** package. The connectivity, parameter quantization and bitstream configuration can be automatically translated to samna configuration.

An example of converting the network from pytorch model:

network = nn.sequential([			
	nn.conv2d(),		
	IAFsqueeze(),		
	nn.pool(),		
	# up to here is using 1 dynapcnn layer		
	nn.conv2d(),		
	IAFsqueeze(),		
	nn.Flatten(),		
	nn.Linear(),		
	IAFsqueeze(),		
	# up to here is using 2 dynapcnn layer		

sales@synsense.ai l fae@synsense.ai



]) dynapcnn\_network = DynapcnnNetwork(snn=network, discretize=True, dvs\_input=True, input\_shape=(1, 128, 128))

samna\_cfg = dynapcnn\_netowrk.make\_config(device="speck2fmodule")

However, user can still freely modify the network architecture by representation in the samna configuration:

# For a instance, checking the parameter of core 0samna\_config.cnn\_layers[0].biases# bias parametersamna\_config.cnn\_layers[0].weights# weight parametersamna\_config.cnn\_layers[0].destinations# connectivities

#### 3.2.4.6. Neuron Dynamics

For each DYNAP<sup>™</sup>CNN layer, neuron can be set in several aspects to achieve different neuron dynamics

#### 3.2.4.6.1.Neuron Initial State

By the default, the neuron initial membrane potential can be automatically translated into the configuration if the network configuration is converted from **sinabs-dynapcnn**. However, users are still able to manually define any neurons' initial membrane potential by setting values to object:

# For a instance, checking the parameter of core 0 samna\_config.cnn\_layers[0].neurons\_initial\_value

# bias parameter

#### 3.2.4.6.2. Membrane Reset Mechanism

For neuron reset mechanism, it refers to the operation for the neuron state/membrane potential when it emit a spike. Speck<sup>™</sup> supports two ways of resting: hard reset and hot reset. This is controlled by return to zero.

The hard reset will reset the neuron membrane potential to 0 when there is a spike fires out:

```
# For a instance, setting the neurons of core 0
samna_config.cnn_layers[0].return_to_zero = True
```

The soft reset will instead subtract the membrane potential by 1 x pre-defined neuron

www.synsense.ai



#### firing threshold.

# For a instance, setting the neurons of core 0
samna\_config.cnn\_layers[0].return\_to\_zero = False

**Note:** Due to the asynchronous feature of neuron operation, the spiking neuron calculation is only triggered by once when a incoming spike arrives. This means if the membrane potential exceeds 2 x pre-defined threshold, the neuron will still fire only once. When soft reset applied, the neuron will still have more than 1 x threshold membrane potential left and neuron will remain silent until next input spike arrives.

#### 3.2.4.6.3.Upper/Lower Firing Threshold

For hardware implementation of neurons, it is essential to limit the neuron membrane potential upper/lower limits since the memory cannot go infinity. The upper threshold acts the same role as the firing threshold where neuron will emit a spike when it exceeds the threshold. The lower threshold constraints the minimum membrane potential during the computation. When a negative activation applied, if membrane potential already stands at threshold\_low, the membrane potential will not change. These are controlled by threshold\_high and threshold\_low respectively. These two parameter can also be defined in Sinabs.

To directly modify thresholds through samna configuration:

```
# For a instance, setting threshold for core 0
samna_config.cnn_layers[0].threshold_low = -100
samna_config.cnn_layers[0].threshold_high = 100
```

**Important Notice:** There is a known BUG in current generation of Speck<sup>TM</sup> that threshold\_low <u>cannot be set equal to 0</u>, Please alternatively choose a nearest value instead e.g. *threshold\_low = -1*.

#### 3.2.4.7. Leak/Bias Operation

The leak operation of neuron is designed independent of the asynchronous neuron calculations and it is only driven by a reference clock signal(slow-clock). For each DYNAP<sup>™</sup>CNN layer, it includes a leak generation block which will update all neuron values in a layer with provided leak values.

If use the bias operation, a calculated slow clk and bias value should be provided where in the **Samna Configuration**:

# Syn Sense

www.synsense.ai

# For a instance, setting leak/bias for core 0
samna_config.cnn_layers[0].leak_enable = True
# using the internal DVS count based clock
samna_config.cnn_layers[0].leak_internal_slow_clk_enable = True
# using external clock
samna_config.cnn_layers[0].leak_internal_slow_clk_enable = False
# Set biases
samna_config.cnn_layers[0].biases = [-127] # assuming only one channel

#### 3.2.4.8. Fan-out

For each DYNAP<sup>™</sup>CNN layer, same as described for event pre-processing layer in section **3.2.3.6**, it supports up to maximally 2 output destinations. This can be controlled by destinations.

```
# For instance setting output destination from core 0 to core 1 and core 2
samna_config.cnn_layers[0].destinations[0] = 1
samna_config.cnn_layers[0].destinations[1] = 2
```

This potentially increase the flexibility of network structure where user can configure different architecture as is shown in **Figure 10**.




Figure 10: Diagram of Available Network Structure

#### 3.2.4.9. Monitoring

Same as described in **3.2.3.7**, the output event signal from each DYNAP<sup>™</sup>CNN layer can be monitored via the asynchronous interface together with host machine software **samna**. To enable the monitor of a single DYNAP<sup>™</sup>CNN layer:



# For instance setting monitor enable for core 0
samna\_config.cnn\_layers[0].monitor\_enable = True

## 3.2.5 Readout Layer (Post Processing)

Hint: If user do not intend to build a hardware system that directly make use the interrupt signal with Speck<sup>™</sup>, it is not suggested to use the readout layer for on-chip post-processing. For a hands on tutorial for readout layer usage please check section **5.8.** 

The main use of the post-processing block is to calculate the moving average over a time window for a maximum of 15 neurons, provide the maximum average of the 15 neurons and compare the value of the calculated moving averages against a specified threshold. 5 pins of Speck<sup>TM</sup> are dedicated to the direct readout of the class of maximum activity, these pins (INTERRUPT and READOUT1 to 4) (check block diagram in section 2.1) are designed to provide a direct readout of the maximum spiking class (with or without activity threshold). The readout pins are typically used when communication with an external computation platform such as MCU/FPGA etc.

#### 3.2.5.1. INTERRUPT Pins

This pin outputs 0 until the class of max activity exceeds the *threshold*. Alternatively, the threshold comparison can be overridden by setting *override\_threshold\_max* to True. In this case, INTERRUPT becomes 1 at every falling edge of the slow-clk.

The INTERRUPT pin is raised at the falling edge of the slow-clk only if *override\_threshold\_max* is True or the max class activity is again above the selected threshold.

#### 3.2.5.2. Readout Pins

There are 4 readout pins. READOUTx pins reflect the index of the class of max activity as described in Data Output Modes. These pins are activated in two cases:

• A class has spiked more than the set threshold during the previous readout clock period (INTERRUPT is also raised when this condition is met).

• The override\_threshold\_max is set to True (override threshold).

# Syn Sense

The 4 bits reflect the binary value of the most recent spiking class. As such, in an application requiring only 4 classes, the CNN can be configured such that the four output classes are encoded as class 1, 2, 4 and 8 when arriving at the readout layer. In this condition, the 4 output pins READOUTx will each directly reflect one of the classes of interest, and no decoder will be needed to interpret the chip output.

## 3.2.5.3. Readout Pin Monitoring

The readout layer in Speck<sup>™</sup> is the post-processing layer, the output results are readable through the 4 readout pins if an interrupt happens if configured correctly.

The readout pin monitoring feature can be enabled via **samna**. To enable the readout layer, the samna.speck2f.configuration.ReadoutConfig.enable needs to be set to True first. To forward your model's last layer to the readout layer, you need to set its destination to 12.

The samna.speck2f.configuration.ReadoutConfig.readout\_configuration\_sel needs to be set according to your model. There are 4 different addressing modes that could be selected:

Value	Mode
0	2x*2y*4f
1	2x*4y*2f
2	4x*4y*1f
3	1x*1y*16f

Table	5:	Readout	Pin	Mode	Settinas
IGNIO	•	rtoudout		111000	Counigo

And set the samna.speck2f.configuration.ReadoutConfig.threshold of the readout layer according to your model. The moving average of the output neurons is compared to the threshold value to produce an output if the received number of spikes is greater than the threshold.

The Speck<sup>™</sup> readout layer also provides a low pass filter. There are two selectable time windows, 16 (16 \* slow clk period) and 32 (32 \* slow clock period), which can be chosen



by samna.speck2f.configuration.ReadoutConfig.low\_pass\_filter32\_not16.

The default value is False, which is 16 \* slow clock period. The low pass filter is **enabled by default**, if you don't want to use it, please set:

samna.speck2f.configuration.Readout-Config.low\_pass\_filter\_disable to True.

Then we set samna.speck2f.configuration.ReadoutConfig.readout\_pin\_monitor\_enable to True in order to monitor the 4 readout pins.

If there is a valid result, an interrupt is generated by the chip and a samna.speck2f.event.ReadoutPinValue event is sent to Samna.

The samna.speck2f.event.ReadoutPinValue contains 2 members, an index, indicating the feature, and a timestamp in microsecond, indicating when this event happened.

#### 3.2.5.4. Readout Time Window

The time window where the moving average is calculated is configurable according to the clock provided by external slow-clock, and can have time window of 1, 16 and 32 times the provided clock rate. The output data from the readout block can be extracted by using different configuration modes. Moreover, some timing characteristics of the block and the addressing mode of the neurons are configured.

#### 3.2.5.5. Data Output Modes

The *ReadoutValue* is generated at every slow-clock cycle, it has an attribute named "value" which is a 21 bits data, as is shown in **Table 6**, it could have different meaning

output_mode_sel	bit[20]	bit[19:16]	bit[15:0]
0	data valid	neuron index of max	power down (clock gating)
1	data valid	neuron index of max	threshold compare output
2	data valid	neuron index of max	average output of the selected neuron
3	data valid	neuron index of max	average output of max spiking neuron

Table	6:	Readout	Mode	Selection	Settinas
1 0010	•.	rtoudout	111000	0010001011	Coungo

- if output\_mode\_sel is set to 0, the data\_out is equal to 0.
- if *output\_mode\_sel* is set to 1, data\_out[15:0] consists of the data of the threshold comparison, the index of the maximum moving average neuron and the data valid signal. The threshold comparison data is the 16 bit value of the comparison of each neurons moving average with the threshold.
- if *output\_mode\_sel* is set to 2, data\_out[15:0] consists of the moving average of the selected neuron, the index of the maximum moving average and the data valid signal. The data valid signal is asserted after all the computations have finished in order to ensure correct sampling of the data.
- if output\_mode\_sel is set to 3, data\_out[15:0] consists of the maximum average of the 16 neurons, the index of the maximum moving average neuron and the comparison output between the maximum moving average and the threshold.

#### 3.2.6 Slow Clock

**SynSense** 

The slow-clock is internally used/externally provided to Speck<sup>™</sup> to operate a number of features.

#### 3.2.6.1. Clock Speed

In a typical application, the slow-clock toggles at a speed of around 10Hz to 10kHz, the frequency depends on the internal use of the clock and on the specific application.

#### 3.2.6.2. Usage

The slow-clock unifies three timing sources used by different functional blocks

- Leak/Bias Clock (section 3.2.4.7): Each DYNAP<sup>TM</sup>CNN layer including a leak circuitry receive the slow-clk to trigger a leak operation at every clock cycle.
- DVS Filter Block (section 3.2.3.5): The DVS event filters use the slow-clock to provide the timing reference and update the internal states.
- Readout Block (section 3.2.5): The readout layer uses the slow-clock as the timing reference for moving-average clock to time the calculation of output class moving averages.

Important Notice: The three function block are sharing the same slow-clock source.



#### 3.2.6.3. Generation

The slow-clock can be provided upon the development-kit in two ways

#### 3.2.6.3.1.Generate by dividing the internal DVS raw event rate

The internally generated clock exploits the random continuous generation of internal DVS events (The actual generation frequency is fluctuate with the scene). In other word, each clock cycle is generated based on the number of DVS event.

The available counting range is [2<sup>14</sup>, 2<sup>17</sup>], the actual *internal\_slow\_clk\_divider* available range is [14, 17]

To set this value:

# using internal slow-clk and set the clock counter to 2<sup>17</sup> DVS events. samna\_config.factory\_config.internal\_slow\_clk\_divider = 17

#### 3.2.6.3.2. Provide by external clock source

On Speck<sup>™</sup> development kit, A FPGA is used to provide a stable, programmable slow-clk signal to Speck<sup>™</sup>. This external clock source is fully independent to the operating of the chip and can be configured via samna.

```
# get the development kit object
devkit = samna.device.open_device("Speck2fModuleDevKit")
# get the io module
devkit_io = devkit.get_io_module()
# enable the slow-clock
devkit_io.set_slow_clock(True)
# set the slow-clock frequency to 1000Hz
devkit_io.set_slow_clk_rate(1000)
```



#### 3.2.6.4. On Board Power Monitoring

The Speck<sup>™</sup> development kit has the built-in on board power monitor for five power traces of the chip. These are listed out as **Table 7**:

#### Table 7: Power Trace of Speck<sup>™</sup>

Power Trace	Channel	Description
VDD_IO	0	Power of IO interface
VDD_RAM	1	Power of RAM r/w
VDD_LOGIC	2	Power of logic operation
VDD_PIXEL_DIGITAL	3	DVS pixel power from digital circuits

For a simple start up power measurement:

2. import time
3.
4. d = samna.device.get_unopened_devices()
5. dk = samna.device.open_device(d[0])
6.
7. power = dk.get_power_monitor()
<ol><li>buf = samna.BasicSinkNode_unifirm_ modules_events_monitor()</li></ol>
9. graph = samna.graph.EventFilterGraph()
10. graph.sequential([power.get_source_node(), buf])
11.
12. print("Manual power monitor test:")
13. power.single_shot_power_monitor()
14. time.sleep(1)
15. ps = buf.get_events()
16. [ <b>print</b> (p) <b>for</b> p <b>in</b> ps]
17. time.sleep(2)
18.
19. print("Auto power monitor test:")
20. # set freq to 1 Hz. The maximum power monitor rate is 100 Hz
21. power.start_auto_power_monitor(1.0)
22. time.sleep(5)
23. power.stop_auto_power_monitor()
24. ps = buf.get_events()
25. [ <b>print</b> (p) <b>for</b> p <b>in</b> ps]

**Note**: The on board power monitor has about  $\pm$  50uW offset on each power trace. Max sampling rate 100Hz.

sales@synsense.ai I fae@synsense.ai



### 3.3. Connecting External DVS Resource




Figure 11: Diagram Illustration of Connecting External DVS

As is shown in **Figure 11**, It is possible to connect an external DVS camera to the board via host machine, more info can be found at

Send events from a DVS to a dev kit using a graph.

## 4. Software Tool Chain

SynSense provides <u>Tonic</u>, <u>Sinabs</u> and <u>Samna</u> to help development on the Speck<sup>™</sup> Development Kit.

### 4.1. Tonic

**Tonic** provides publicly available event-based vision and audio datasets and event transformations. The package is fully compatible with PyTorch Vision/Audio to give you the flexibility that you need. It caters to both the event-based world that works directly with events or time surfaces as well as to more conventional frameworks which might convert events into dense representations in one way or another.

It also provides a number of neuromorphic datasets that allows user can obtain the pre-processed data with one line of the code. Such as DVS Gesture dataset for classification tasks, MVSEC for optical flow datasets, SHD dataset for audio classification tasks.

#### 4.2. Sinabs

**Sinabs** is a Python library for development and implementation of Spiking Convolutional Neural Networks (SCNNs). The library implements several layers that are spiking equivalents of CNN layers. In addition it provides support to import CNN models implemented in torch conveniently to test their spiking equivalent implementation.

An SNN model developed in Sinabs can be easily deployed onto the Speck<sup>™</sup> development kit with the host machine software **Samna**.

**Sinabs-dynapcnn** is the Plug-in site-package based on Sinabs that support user can create hardware compatible neural networks for Speck<sup>™</sup> and DYNAP<sup>™</sup>CNN chip series. It wraps a number of samna configuration APIs and helps user can do the chip network deployment with few lines of code.

#### 4.3. Samna

**Samna** is the developer interface to the SynSense tool chain and run-time environment for interacting with all SynSense devices. Developed towards efficiency and user friendly, a set of Python API is available with the core running in C++, it is possible to work with neuromorphic devices in a professional and elegant manner. Samna also

features an event based stream filter system allows real-time, multi-branch processing of the event based stream coming in or out from the device. With an integration of a just-in-time compiler in Samna, the flexibility of this filter system has been taken to an even higher dimension, which supports adding users defined filter functions at run-time to meet requirements of any different scenarios.

For more examples please refer to Samna Official Documentation.

To efficiently use the Speck<sup>™</sup> Development Kit, it is essential to use the samna graph to build a route that can communicate with dev-kit. The following links provide few instance that assist the user to start with:

#### How Tos https://synsense-sys-int.gitlab.io/samna/howto.html Device Controller: https://synsense.gitlab.io/sinabs-dynapcnn/faqs/device\_management.html Visualization of the DVS: https://synsense-sys-int.gitlab.io/samna/devkits/speckSeries/examples/display\_speck2f \_dvs.html Measurement of Power : https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/power\_monitorin g.html Speck Event API List : https://synsense-sys-int.gitlab.io/samna/reference/speck2f/event/index.htmlx Speck Configuration API List :

https://synsense-sys-int.gitlab.io/samna/reference/speck2f/configuration/index.html






Figure 12: Software Tool Chain for Speck<sup>™</sup>

www.synsense.ai

#### 4.4. DVS tools

DVS tool mainly focusing on provide the user ability to record and label the data using Speck<sup>™</sup> development kit. The tools is maintained at git repository:

https://gitlab.com/synsense/dvs\_tool

**Note**: Recorder and Labeling tool are two software that maintained in different branch, please download the tools separately from branch instead of clone the entire repository.

#### 4.4.1 DVS Recorder

With Python terminal:

pip install –r requirements.txt python run.py

1. Start to record Click the Record menu and click record, then choose a device(if there are many devices)




Figure 13: Set path for DVS recorder

2. Set storage path and filename as is shown in Figure 13.



3. Start and stop recording, with the adjustment of record timing and countdown as shown in Figure 14.





Figure 14: DVS tool record and settings

#### 4.4.2 DVS Labeling Tool

With Python terminal:



1. Click the File menu then choose a data file (\*bin), as shown in Figure 15.

	Ор	en file			8
Look in:	/home/syn/Downloads/cut		- 0	0 0 👩 📰	::
Compu	ter Name	* Size	Туре	Date Modified	*
	yalun_5.bin	1iB	bin File	2021/1…午10:19	
syn	test_yalun_19.bin	9iB	bin File	2021/1…午10:19	
	test_yalun_18.bin	2iB	bin File	2021/1…午10:19	
	test_yalun_17.bin	4…iB	bin File	2021/1…午10:19	
	test_yalun_16.bin	0iB	bin File	2021/1…午10:19	
	test_yalun_15.bin	9iB	bin File	2021/1…午10:19	
	test_yalun_14.bin	8…iB	bin File	2021/1…午10:19	
	test_yalun_13.bin	5iB	bin File	2021/1…午10:19	
	test_yalun_12.bin	5…iB	bin File	2021/1…午10:19	
	test_yalun_11.bin	3…iB	bin File	2021/1…午10:19	
	test_yalun_10.bin	2iB	bin File	2021/1…午10:19	
	test_yalun_9.bin	8iB	bin File	2021/1…午10:19	
	test_yalun_8.bin	8iB	bin File	2021/1…午10:19	
	test valun 7.bin	3…iB	bin File	2021/1…午10:19	*
File <u>n</u> ame:	test_yalun_17.bin			Q	pen
Files of type:	Bin files (*.bin)			- X <u>C</u> a	ncel

Figure 15: DVS tool open bin file

2. Choose slicing method to set framing visualization performance(Figure 16).



Events Visualization and Labe	ing – 🗆 😣
File	
/home/syn/Downloads/cut/test value 16.bin	delete endTime startidx endIdx class
	e window or spike count
start 1 🗘 32 よ end 0 🗘 class insert	

Figure 16: DVS tool slicing setting

3. Drag the progress bar or click the play button to visualize the data(Figure 17).

start Ime       end Ime       startdx       enddx       class         1       573988       886038       42000       74999       0         2       126971       1402694       97000       130999       0         3       1625849       1937505       152000       188999       0         4       2118593       2387376       206000       239999       0         5       2558908       2947063       254000       293999       0         4		Events Visualization and L	abeling				9 🙁
3       1625849       1937505       152000       188999       0         4       2118593       2367376       206000       239999       0         5       2558908       2947063       254000       293999       0         4       2118593       256807       152000       293999       0         4       2118593       256808       2947063       254000       293999       0			artTime endTime	startidx			
⊂ SliceByTim 1000 ‡		3 16258 4 21185 5 25589	49 1937505 93 2387376	152000 206000	188999 239999	0	
/home/syn/lyh/data/attentive.bin Lif42 S890 S890 Chick play button or drag the progress bar to view data start 1 S890 end 0 class insert	/home/syn/lvh/data/attentive.bin	Stiener Stiene	eByConu 1000 \$	the progress	bar to view	w data	•

Figure 17: DVS tool visualization

4. Click insert to add info of segmentation(Figure 18) and double click label visualize the labeled data(Figure 19).



	Ev	vents Visualizatio	on and Labeling	9			- 0 📀
File		4. The ti will be re		and the in		segmenta	ation events
		Ī	startTime	endTime	startidx	endIdx	class
			1 810486	1149556	3000	16999	1
			<ul> <li>SliceByTime</li> <li>SliceByCon</li> </ul>				
/home/syn/Downloads/cut/test_yalu							
17	32						
	1 A.						
start 4 2 17 2	end 1 ‡ class	insert					






Figure 19: DVS tool visualize the labeled data



## 5. Getting Start Guide

To get start, follows the detailed jupyter notebooks:

### 5.1. Installation

Please visit to prepare your OS and install samna: https://synsense-sys-int.gitlab.io/samna/install.html

Install sinabs and sinabs-dynapcnn site-package

- 1. pip install sinabs
- 2. pip install sinabs-dynapcnn == 1.0.13
- 3. pip install samna == 0.33

### 5.2. Visualize DVS Input

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/visualize\_speck\_ dvs\_input.html

### 5.3. Training N-MNIST Dataset and Deploy to Dev-Kit

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/nmnist\_quick\_sta rt.html

#### 5.4. Enable Linear Leak Feature

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/leak\_neuron.html

#### 5.5. Event Pre-processing Layer

#### 5.6. Spike Count Visualization

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/visualize\_spike\_c ount.html

```
www.synsense.ai
```

#### 5.7. Power Monitor

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/power\_monitorin g.html

### 5.8. DYNAP<sup>™</sup>CNN Visualizer

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/visualizer.html

### 5.9. Using Readout Layer

https://synsense.gitlab.io/sinabs-dynapcnn/getting\_started/notebooks/using\_readout\_la yer.html

### 5.10. Constraints - Available Network Architecture

https://synsense.gitlab.io/sinabs-dynapcnn/faqs/available\_network\_arch.html

### 5.11. Constraints - Available Operations

https://synsense.gitlab.io/sinabs-dynapcnn/faqs/available\_algorithmic\_operation.html

### 5.12. Chip Output Monitoring

https://synsense.gitlab.io/sinabs-dynapcnn/faqs/output\_monitoring.html



## 6. Technical Support

For a more detailed explanation of the reading principle and method for the Speck<sup>™</sup> chip output, as well as instructions for configuring and utilizing the on-chip CNN and other resources, please visit SynSense's publicly available materials on:

#### GITLAB:

https://gitlab.com/synsense GITHUB: https://github.com/synsense

**Tonic** Documentation: <u>https://tonic.readthedocs.io/en/latest/?badge=latest</u> Git Repository: <u>https://github.com/neuromorphs/tonic</u>

Sinabs Documentation: <u>https://sinabs.ai/</u> Git Repository: <u>https://github.com/synsense/sinabs</u>

**Sinabs-dynapcnn** Documentation: https://synsense.gitlab.io/sinabs-dynapcnn/

**Samna** Documentation: https://synsense-sys-int.gitlab.io/samna/

#### For further inquiries please visit:

https://www.synsense.ai/contact/

## 7. Change log

No.	Version	Date	Editor	Changes
1	V0.1	2023.04	SI	Initial Version
2	V1.0	2023.08	AL	1 <sup>st</sup> Version

sales@synsense.ai l fae@synsense.ai





# Make Intelligence Smarter

© 2017-2023 SynSense - All rights reserved